This Page Is Inserted by IFW Operations and is not a part of the Official Record

BEST AVAILABLE IMAGES

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images may include (but are not limited to):

- BLACK BORDERS
- TEXT CUT OFF AT TOP, BOTTOM OR SIDES
- FADED TEXT
- ILLEGIBLE TEXT
- SKEWED/SLANTED IMAGES
- COLORED PHOTOS
- BLACK OR VERY BLACK AND WHITE DARK PHOTOS
- GRAY SCALE DOCUMENTS

IMAGES ARE BEST AVAILABLE COPY.

As rescanning documents will not correct images, please do not report the images to the Image Problem Mailbox.

Vertical power MOSFET having thick metal layer to reduce distributed resistance and method of fabricating the same

Patent Number:

EP0720234

Publication date:

1996-07-03

Inventor(s):

WILLIAMS RICHARD K (US)

Applicant(s):

SILICONIX INC (US)

Requested Patent:

□ EP0720234, A3

Application Number: EP19950309537 19951229

Priority Number(s): US19940367486 19941230

IPC Classification:

H01L29/417; H01L29/78; H01L29/739; H01L23/482

EC Classification:

H01L23/485A, H01L23/482E, H01L29/417D4

Equivalents:

□ JP8255911, □ US5665996

Cited Documents:

US5349239; FR1397424; JP60225467; JP62132345; JP6120292

Abstract

The on-resistance of a vertical power transistor is substantially reduced by forming a thick metal layer on top of the relatively thin metal layer that is conventionally used to make contact with the individual transistor cells in the device. The thick metal layer is preferably plated electrolessly on the thin metal layer through an

opening that is formed in the passivation layer.

Data supplied from the esp@cenet database - I2